
IX2R11
U1
HS
IX2R11
VCH
HGO
+ C2
10uF
C5
0.1uF
HGO
OUTPUT MONITOR
VDD
HS
GND2
GND2
HS
HV SCOPE PROBE
HIN
ENB
LIN
DG
LS
LS
VCL
LGO
LS
C6
0.1uF
L1
200uH
+ C3
10uF
D1
+
C1
100uF/250V
V1
1
18V
U2
Vin
78L15
Vout
15V
3
GND1
dVs/dt > 50V/ns
BATTERY
2
GND1
HV
600V
15V
V3
C8
C9
10uF
Measure dV/dt (HV Scope Probe)
PULSE
BNC
GND2
U3
2
3
HCPL-314J
?
14
VEE
VCC
16
OUT
15
10K
2
U2
1,8
IXDD414
4,5
6,7
0.1uF
Q1
IXFP4N100Q
D2
DSEI12-10A
GND3
-600V
GND3
Figure 9. Test circuit for allowable offset supply voltage transient.
V CH
1
VIN+
Up to 400V
3
1
IXCP
10M90S
10
VOUT-
VOUT- 15
1k
2
1uF/35V MLCC
11
12
VOUT+
GND
VOUT+ 14
30
5.1
1N5817
1uF/35V MLCC
11
HS
HGO
8
15
IXTH14N60P
12
NC
V CH
7
V DD
HIN
ENB
1k
1k
10uF/35V
13
14
15
V DD
HIN
ENB
HS
NC
NC
6
5
4
18uH
0.1uF/1kV
LIN
1k
16
LIN
V CL
3
5.1
1N5817
0.47uF
0.47uF
17
18
DG
LS
LS
LGO
2
1
15
IXTH14N60P
V CL
10uF/35V
1uF/35V MLCC
Figure 10. Test circuit for high frequency, 750kHz, operation.
V DD , V CH , V CL = 15V
IXYS reserves the right to change limits, test conditions, and dimensions.
6